ABSTRACT: The emergence of semiconducting materials with inert or dangling bond-free surfaces has created opportunities to form van der Waals heterostructures without the constraints of traditional epitaxial growth. For example, layered two-dimensional (2D) semiconductors have been incorporated into heterostructure devices with gate-tunable electronic and optical functionalities. However, 2D materials present processing challenges that have prevented these heterostructures from being produced with sufficient scalability and/or homogeneity to enable their incorporation into large-area integrated circuits. Here, we extend the concept of van der Waals heterojunctions to semiconducting p-type singlewalled carbon nanotube (s-SWCNT) and n-type amorphous indium gallium zinc oxide (a-IGZO) thin films that can be solutionprocessed or sputtered with high spatial uniformity at the wafer scale. The resulting large-area, low-voltage p−n heterojunctions exhibit antiambipolar transfer characteristics with high on/off ratios that are well-suited for electronic, optoelectronic, and telecommunication technologies. KEYWORDS: p−n heterojunction, carbon nanotube, indium gallium zinc oxide, van der Waals heterostructure, frequency doubler, phase shift keying T he growing inventory of layered 2D semiconductors with diverse electronic characteristics has allowed atomically thin and dimensionally abrupt heterostructures to be realized.
T he growing inventory of layered 2D semiconductors with diverse electronic characteristics has allowed atomically thin and dimensionally abrupt heterostructures to be realized. 1, 2 Several device types including tunneling field-effect transistors (FETs), 3, 4 Schottky junctions, 5 photovoltaic devices, 6 ,7 p−n junction diodes, 8−10 inverters, 11 and nonvolatile memory cells 12 have been demonstrated with these van der Waals heterostructures. The weak interlayer bonding in these structures provides strain-free and defect-free interfaces without the constraints of epitaxy, which has accelerated the demonstration of novel device concepts and charge transport behavior. Prominent among these phenomena is antiambipolarity, first observed in gate-tunable, carbon-nanotube/single-layer MoS 2 p−n heterojunctions 9 and more recently in 2D/2D p−n heterojunctions. 10 While the examples above have employed layered 2D semiconductors using processing methods with limited scalability and uniformity, the concept of a van der Waals heterojunction can be extended to any two materials with native oxide-free surfaces 13, 14 that do not covalently bond when brought in intimate contact. 15−17 Using this concept, we demonstrate here a scalable path to antiambipolar p−n heterojunctions by integrating two dissimilar solution-processable, air-stable materials: p-type single-walled carbon nanotube (s-SWCNT) and n-type amorphous indium gallium zinc oxide (a-IGZO). Conventional photolithography is used to fabricate large-area heterojunction arrays with high-k gate dielectrics, thereby providing low-voltage operation and device statistics at the cm 2 level. The antiambipolar behavior enables demonstration of telecommunications applications such as frequency doublers and phase shift keying circuits with reduced number of circuit elements compared to conventional field-effect transistor technology.
Wafer-scale heterojunction p−n diodes were fabricated using solution-processed, p-type s-SWCNTs 18 and n-type a-IGZO thin films 19−21 via standard photolithographic and etching techniques (Figure 1a ; see Methods and Supporting Information Sections S1 and S2 for more details). The resulting device structure has an s-SWCNT FET, s-SWCNT/a-IGZO p−n heterojunction, and a-IGZO FET in series (Figure 1b from left to right). In particular, the p−n heterojunction region between the Mo and Au electrodes comprises partially overlapping patterned a-IGZO and s-SWCNT films ( Figure  1c−f) .
This device architecture enables electrical characterization of the p−n heterojunction in addition to control FETs from the individual semiconductors. Figure 2a ,b shows output curves of a representative p−n heterojunction at different gate biases (V G ). Rectifying behavior is observed with rectification ratios exceeding 10 3 for V G = 3 V (Supporting Information Section S3). The forward current at V G = 4 V is low (∼20 nA) but abruptly increases for intermediate V G values and then falls to the instrumental noise floor (∼10 pA) at V G = 0 V. This behavior is also evident in the p−n heterojunction transfer plots (I−V G ) (Figure 1c, green) . This antiambipolar transfer plot shows one current maximum (on-state) in between two offstates at either extremes of the gate voltage range. 9 The voltage dependence of the antiambipolar plot is approximately a superposition of the transfer plots of the p-type and n-type unipolar FETs in red and blue, respectively (Figure 2c ). An antiambipolar response can also be produced by connecting the two unipolar FETs in series (Supporting Information Section S4). However, this series geometry presents fabrication, scaling, and speed issues compared to the p−n heterojunction.
Because of screening from the ∼20 nm thick a-IGZO, the junction itself is less modulated by the gate field compared to p−n heterojunctions based on 2D materials, 9,10 thus simplifying the charge transport mechanism and facilitating the realization of reproducible and spatially homogeneous characteristics. For example, Figure 2b shows that the reverse saturation current possesses a relatively weak gate-dependence. In Figure 2d , three-dimensional plots of current (I D ) as a function of V G and forward bias voltage (V D ) illustrate that the charge transport is primarily a result of two semiconductors with opposite carrier types in series. For example, cross sections along the V D axis at V G > 2.2 V (point of maximum current) resemble the output plots of s-SWCNT FETs under positive bias, whereas V G < 2.2 V shows a saturating behavior that correlates with the output plots of a-IGZO FETs (Supporting Information Section S5). The V G dependence of the rectification ratios, band alignments, and further details on the conduction mechanism are discussed in Supporting Information Section S6.
The large array of devices examined here ( Figure 1a ) enables assessment of the uniformity in performance by statistical means. As observed in Figure 3a , consistent antiambipolar behavior is observed among 115 devices measured on two separate chips (Figure 3a) . Two important performance metrics for an antiambipolar device are the position of the current maximum in terms of gate voltage (V max ) and the on/off current ratio. Since V max dictates the operational parameters of integrated circuits (vide infra), it is important for this parameter to be spatially homogeneous. As seen in Figure 3b , the histogram of V max peaks at 2.2 V with a tight distribution (the standard deviation is approximately 8% of the V G sweep range). Antiambipolar devices possess two off states, and thus, Figure  3c provides two histograms for the on/off ratio. In both cases, the log 10 (I on /I off ) histograms have mean values >3 with relative standard deviations of 20% and 15% for the a-IGZO and s-SWCNT sides, respectively. The high (>1000) and consistent value of these on/off ratios suggests that these devices are suitable for digital electronic applications. Details on device dimensions and variations in the junction area in the array are discussed in Supporting Information Section S7.
The most important characteristic of the antiambipolar response curve is the presence of positive and negative transconductances on the left and right sides of the current maximum, respectively. The change in the sign of the transconductance can be exploited for analog circuit applications such as frequency doubling circuits (Figure 4a ). Frequency doubling (or multiplying) circuits have broad applications ranging from analog communications to radio astronomy and THz sensing. 22 When an antiambipolar device is biased such that V offset < V max , the transconductance is positive with the current (I DS ) rising and the output voltage (V o ) across the resistor (R) increasing with the positive phase of the input signal. The case where V offset > V max is similar except that the output signal is out of phase with the input since the input signal experiences a negative transconductance with increasing voltage. Also, when V G = V max , the transconductance is zero, resulting in local maxima and minima in the output signal whenever the input signal crosses V max in either direction. The overall effect is frequency doubling when V offset is set equal to V max (Figure 4c ). If V offset is moved away from V max , the frequency doubling is incomplete, which supports our circuit operation model and enables further tunability of the output signal. Note also that the power spectral purity of the frequency doubled output signal is ∼95%, which exceeds the performance of graphene-based frequency doublers 22, 23 (Supporting Information Section S8). Refinements such as scaling down device dimensions and local gating are likely to further enhance the antiambipolar frequency doubling performance (e.g., enabling higher operating frequencies).
Antiambipolarity facilitates the realization of other analog signal processing circuits including binary phase shift keying (BPSK) circuits that are used for passband data transmission in digital communication systems. 24 These circuits map the conceptual symbols digital 0 and digital 1 into physical quantities that can be carried by alternating current (AC) signals. In this manner, BPSK is widely used for telecommunications and wireless data transmission technologies such as in the IEEE 802.11 standard, 25 commonly known as WiFi. Its main function is to modulate the carrier AC signal with no phase shift for digital 0 transmission and with a 180°F phase shift for digital 1 transmission. The input is typically a sine wave superimposed on a modulating square wave signal that possesses the desired data pattern. In the antiambipolar BPSK circuit (Figure 5a ,b; Supporting Information Section S8), the output undergoes a phase shift at every edge of the square wave when the input V offset is aligned with V max . In contrast to conventional Si integrated circuit technology that achieves this circuit function using a Gilbert cell consisting of at least 7 FETs, 26, 27 the antiambipolar implementation requires only one p−n heterojunction in series with one resistor. By changing V offset and the input amplitude, another keying operation, namely, binary frequency shift keying (BFSK), is demonstrated (Figure 5c ). BFSK achieves frequency doubling of the output AC signal in response to the input square wave and is a special case of frequency modulation with applications in microwave radio and satellite transmission systems. 24 Again, the antiambipolar implementation requires considerably fewer circuit elements compared to conventional Si technology, thus simplifying circuit design and implementation.
The present s-SWCNT/a-IGZO p−n heterojunction demonstrates that van der Waals heterostructures are not limited to 2D semiconductors, which considerably broadens the potential of this device concept. For example, the solution processability and ambient stability of s-SWCNTs and a-IGZO allow reproducible antiambipolar devices to be achieved over large areas on arbitrary substrates using well-established manufacturing methods. In this manner, a suite of telecommunications circuits have been implemented and found to possess improved simplicity compared to established Si technology. Furthermore, this p−n heterojunction device geometry allows engineering of the antiambipolar transfer curve by appropriate choice of the constituent semiconductors and their respective threshold voltages, thus presenting additional opportunities for customization of the antiambipolar response for other circuits and systems. Future work will focus on optimizing the device geometry to minimize its lateral footprint and fringe capacitance, which will enable improvements in integration density and operating speed.
Methods. Materials Synthesis and Deposition. a-IGZO films were grown by spin-coating a combustion precursor solution and annealing on a hot plate at 300°C for 10 min. 19 The precursor solution consisted of In, Ga, and Zn nitrates dissolved in 2-methoxyethanol (0.05 mol L ) with the addition of acetylacetone as a fuel and NH 4 OH to improve acetylacetone coordination to the metal. The In/Ga/Zn ratio of 72.5:7.5:20 was chosen to optimize transistor performance. 28 The total required film thickness (∼20 nm) was achieved by four repeated spin-coating/annealing steps. The s-SWCNTs were sorted using density gradient ultracentrifugation (DGU). Sorted s-SWCNT thin films were prepared by vacuum filtration followed by thorough cleaning with DI water. SWCNT films were then transferred from a cellulose membrane onto device substrates using an acetone bath transfer technique. 29 Device Fabrication and Measurements. Hafnia (15 nm) was deposited on a degenerately doped silicon wafer using atomic layer deposition followed by solution deposition of a- IGZO. Four steps of photolithography were used to (1) define Mo (100 nm) electrodes; (2) define a-IGZO channels using oxalic acid (10% in water); (3) define Ti/Au (2 nm/50 nm) electrodes; and (4) define s-SWCNT channels via reactive ion etching (RIE) in O 2 . After the final step of s-SWCNT RIE etching, the devices were immersed in N-methyl-2-pyrrolidone at 80°C for 40 min to further remove photoresist and other photolithography residues. All electrical measurements were performed under ambient conditions in the dark using sourcemeter (Keithley 2400), waveform generator (Agilent 33500B), and oscilloscope (Agilent 54624A) instrumentation. The gate voltage was limited to 4 V on the positive side to avoid irreversible breakdown of the hafnia dielectric.
Structural Characterization of Devices. All atomic force microscopy (AFM) images were acquired in tapping mode using a Bruker Dimension ICON system. Scanning electron microscopy (SEM) images were acquired with Hitachi SU8030 system at 2 kV using the secondary electron detector.
Additional details on material synthesis and electrical characterization. This material is available free of charge via the Internet at http://pubs.acs.org.
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